| Specifications | |
|---|---|
| Designer | AMD |
| Family | FX |
| Model | FX-57 |
| Code Name | San Diego |
| Clock [MHz] | 2800.0 |
| Max Clock (Turbo) [MHz] | |
| Physical Details | |
|---|---|
| Voltage (Nom.) [V] | 1.40 |
| TDP [W] | 104.0 |
| Die Size [mm²] | 115 |
| Transistor [M] | 114.0 |
| Architecture | |
|---|---|
| Data Path Width | |
| Cores per Chip | 1 |
| Threads per Core | 1 |
| Microarchitecture | |
|---|---|
| µarch | K8 |
| ISA | x86-64 |
| FP Pipe Stages | 17 |
| Int Pipe Stages | 12 |
| Cache (on-chip) | |
|---|---|
| L1 Unified Cache | |
| L1 Instruction Cache | 64 |
| L1 Data Cache | 64 |
| L2 Cache | 1024 |
| L3 Cache | |
| Cache (off-chip) | |
|---|---|
| L1 Unified Cache | |
| L1 Instruction Cache | |
| L1 Data Cache | |
| L2 Cache | |
| L3 Cache | |
| Process Technology | |
|---|---|
| Fabricated By | AMD |
| Process | http://cpudb.stanford.edu/technologies/3 |
| Technology | CMOS |
| Feature Size [μm] | 0.09 |
| Channel Length [μm] | 0.053 |
| Metal Layers | |
| Metal Type | |
| FO4 Delay [ps] | 19.1 |